ABSTRACT
INTRODUCTION
The numbers and types of airborne vehicles used to conduct airborne intelligence, surveillance, and reconnais-sance (AISR) has dramatically increased in recent years to support the Global War on Terrorism (GWOT) and other operations. The sensor packages aboard these platforms have become increasingly sophisticated and capable of collecting large amounts of data. Because of the requirement to disseminate this data in near real-time, a high-data rate (HDR) communications link from the aircraft to a ground station is required. However, line-of-sight (LOS) links limit the operating range of the missions because the ground station must be located in friendly territory. To address this limitation, the USAF sponsored a program called Family of Advanced Beyond Line-of-Sight Terminals Increment 2 (FAB-T Inc 2) to develop a beyond lineof-sight (BLOS) waveform for use over the Wideband Global SATCOM (WGS) constellation of satellites. In the WGS Block II payloads (WGS-4 and higher), a total bandwidth of approximately 400 MHz is available in the channelizer bypass mode. This mode could support BLOS AISR data rates approaching 300 Mbps.
A. FAB-T IncremenT 2 and HDR-RF FAB-T Inc 2 is the second phase of an overall USAF military satellite communications (MILSATCOM) airborne terminal program. Whereas the focus the of first increment of FAB-T was focused on protected EHF communications to strategic assets, a major role of Increment 2 is to develop and deploy a high-bandwidth, high-throughput (HBHT) Ka-band waveform on a reconfigurable softwaredefined radio (SDR) platform for use on AISR platforms. Lincoln Laboratory's core responsibilities for FAB-T Inc 2 are the development and implementation of the HBHT waveform for use on Ka-band transponders. This high data rate (HDR) waveform is commonly known as the Ka HDR waveform. The FAB-T Inc 2 implementation of the Ka HDR waveform is used primarily in a transmit-only mode to a compatible ground terminal.
The counterpart to the FAB-T Inc 2 terminal is the High Data Rate Radio Frequency (HDR-RF) upgrade to the Ground Multi-band Terminal (GMT). The HDR-RF terminal will primarily employ the Ka HDR waveform in receive mode, but will also have the capability to function as a high rate transmitter.
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The FAB-T Inc 2 program office developed a set of requirements and major performance and functional characteristics specifically for the Ka HDR waveform. The waveform had to satisfy the following requirements:
• Support sustained user data rates of 274 Mbps, with the ability to scale to 548 Mbps
• Close the air-to-ground link within an available Eb/N o of 4.5 dB
• Support network-ready data types, including IPv6
• Meet size, weight, and power (SWaP) constraints when implemented in an SDR platform 
Ka-TSAT (4.5 dB)* *Note: The original Ka-TSAT link margin calculation resulted in a -0.6 dB (negative) for a 311 Mbps data rate and % rate code. Adjusting for a lower data rate of 274 Mbps reduces the EbIN o required by 0.6 dB, giving a 0 dB margin.
Assuming a positive link margin is required, the only surviving candidate waveforms were the HBHT and DVB-S2, with estimated power requirements of 3.7 dB and 3.25 dB, respectively.
C. Waveform Constraints
In addition to the channel performance described above, the non-waveform requirements of SWaP and portability were also considered. Airborne communications equipment is constrained to physical volume, power draw, and thermal dissipation. The programmable SDR architecture requires that the usual performance benefits of using application specific integrated circuits (ASICs) must be traded for more flexible, but lower speed, field programmable gate array (FPGA) devices.
These constraints influence the hardware selection, and thus were included in the analysis of the waveform performance limits. For example, the target modem module contained three Virtex 5 LX330T FPGAs. The power ?raw and dissipation limits were calculated to be approximately 100 W for the modem module. Using these two constraints, we calculated the theoretical number of FPGA re~ources available for the waveform processing, along with an FPGA power draw ceiling that we checked against reference implementations of the system.
Determining actual resource and power requirements for waveforms that have not been implemented is not possible. However, previous experience with waveform development gave us reasonable assurance that both the HBHT and the DVB-S2 waveforms would fit in the available FPGA resources. Similarly, we used power estimates of other high-speed waveforms to conclude that the power draw and dissipation would not be a limiting factor with either waveform.
D. The Ka HDR Waveform Selection
Given that the both the HBHT and the DVB-S2 waveforms meet the primary criteria and should meet the SWaP constraints, the choice of waveform selection rested with a choice between developing a new waveform, or leveraging an existing standard. During the analysis of the waveform candidates, the Department of Defense (DoD) published a memorandum defining the waveform standard for IP-based communications over transponded satellites. The DoD chief information officer (CIa) selected the DVB-S2 and associated DVB-RCS as the standard for teleports. At about the same time, a new modem program called the Joint IP Modem, or JIPM, was established to develop and deploy a common modem for use by the DoD community [3] .
It was clear that the DoD enterprise was migrating to DVB-S2 as the preferred waveform. Our recommendation was to base the Ka HDR waveform on DVB-S2 to support FAB-T Inc 2 and HDR-RF. Because we were extending 30f7 the data rate of DVB-S2, we designated the Ka HDR waveform as the "HDR extension to DVB-S2." However, because the phrase "Ka HDR waveform" was already widely in use, we refer to new waveform as such.
BENEFITS OF DVB-S2
Because the Ka HDR waveform is based on a commercial standard, there are several benefits to the developer as well as the implementing organization. First, the specifications on the functionality have already been established. This ensures consistency between various vendors. It also ensures that a waveform does not become a proprietary standard of a single company. In this regard, the development and porting costs can also be reduced by using commercially-available intellectual property for standard waveform processing blocks such as the forward error correction (FEC).
A second benefit of adopting DVB-S2 is that there are already commercial implementations available to test against, albeit at significantly lower symbol and data rates. However, many waveform functional checks can be verified at lower rates such as framing, FEC, scrambling, and modulation.
Finally, because the DVB-S2 standard offers five modulation types and eight code rates, the waveform can be adapted to many channel types. Additionally, DVB-S2 does not specify any particular symbol or data rates, allowing the modem to efficiently utilize satellite bandwidth.
DEVELOPMENT PLATFORM
The development platform chosen to implement the Ka HDR waveform consists of a single Virtex 5 FPGA and a high-speed digital to analog converter (DAC).
The SWaP requirements on the Ka HDR waveform implementation dictate a single FPGA solution for the transmitter. The Virtex 5 SX95T contains 640 DSP 4SE slices, 244 36-kbit block RAMs, and is capable of supporting a clock rate in the range of 300 MHz [4] . The SX95T's capabilities made it a suitable choice for the signal processing portion of the development platform.
The Maxim 19692 DAC supports a 2.3-GSample/s clock. This high sample clock allows for direct synthesis of the intermediate frequency (IF) at L-band. The DAC is used in its "RF" mode which provides for a smoother, higher power, frequency response in the second Nyquist zone [5] .
The DAC provides the FPGA with its signal processing clock, which is I/S th of the sample clock. There are four 12-bit data lines between the FPGA and the DAC. Each data line transports a new sample on the rising and falling edges of the clock. The effective data rate of each line is
1/4
th the sample clock. An Agilent 442SC Signal Generator (ESG) provides the DAC sample clock at 2.24 GHz and +12.0 dBm.
The Ka HDR development platform does not contain an analog filter. For operational use, analog filters are required to attenuate undesired harmonics produced by the system. Figure I shows the FPGA architecture for the Ka HDR transmitter. The portion of Figure I enclosed by the box comprises the core transmitter functions and are hardware agnostic. The portions of the design outside the box are platform specific functions that are FPGA dependent, and are not discussed in this paper.
DIGITAL IMPLEMENTATION
For clarity, Figure I does not show the inter-module firstin-first-out memories (FIFOs) between the different modules. All modules transport data via FIFOs, with the exception of the outputs of the root raised cosine (RRC) filters. Their outputs are streamed directly to the DAC interface. The use of FIFOs between modules allows for easier portability between different development platforms and systems. The FIFO interfaces allow adjacent modules to reside in different FPGAs, which increase reusability and portability of the design.
The baseband framing module captures data from the input for transport. The data is then packaged into DVB-S2 Baseband Frames and scrambled. The DVB-S2 standard provides padding in the case of data underflows. The standard also provides for two frame lengths, normal and short. The normal frames offer between 0.2 to 0.3 dB better performance than the short frames [3] . For this reason the implementation, described in this paper, only supports normal sized frames. In the future, short frames may be added to the design to provide a fully compliant DVB-S2 solution.
Fully constructed baseband frames are then passed onto one of two DVB-S2 FEC encoders. A 2S0-Msym/s rate, which is needed to support a data rate of 274 Mbps at QPSK 1/2, requires two FEC encoders. Each encoder processes every other baseband fame based upon the s~ lected modulation and code rate. In the case of SPSK, It also interleaves the results. (There is no interleaving for QPSK.) Finally it constructs the DVB-S2 FEC fames.
The encoder is an intellectual property core, purchased from Xilinx. However, the use of Xilinx intellectual property does not lock the design into using a Xilinx based platform. Several vendors offer intellectual property targeted to DVB-S2. The physical layer framing module scrambles the FEC frames and appends a 90-symbol 1t/2-BPSK header. The DVB-S2 standard supports the insertion of extra pilot symbols to aid in receiving. This module implements that functionality before the physical layer frame is mapped to symbols and passed to the root-raised cosine (RRC) Filters.
There are two RRC filters shown in Figure 2 . The RRC design for this implementation is a purely real filter and operates independently for the I and Q channels. The filter pulse shapes and interpolates the input symbols to the sample rate of the DAC. This implementation only supports an alpha of 0.35. The filter is capable of supporting any arbitrary symbol rate from IMsym/s to 2S0 Msym/s , in 1/2 32_1 steps. The upper limit on the symbol rate is a function of the DAC sample clock, and is 1/S th the sample clock.
The RRC filter comprises eight parallel IS-tap filter banks to provide a minimum of eight samples per symbol. Each tap has a lookup table of 512 coefficients, stored in RAM. The I and Q channels share the coefficients, thus reducing the required memory. The coefficients cycle as needed by the filter to achieve the ability of arbitrary symbol to sample rate conversion. The coefficients were scaled a-priori to prevent saturations in the hardware, thereby removing the need for loss of precision circuitry. The filter does not require any multipliers since the supported modulation types are only phase dependent.
Upon leaving the filter, the eight I and eight Q samples are multiplied with a cosine and sine wave, respectively. The sinusoid waves are generated via the direct digital synthesizer (DDS) shown in Figure I . The DDS is based on a look-up table (LUT) and provides eight samples for each channel every clock. The DDS also sup50f7 ports the feneration of a single test tone at any frequency in the 2 n Nyquist region of the DAC's frequency response. The resulting products are summed to provide eight composite samples for the DAC.
DIGITAL IMPLEMENTATION PERFORMANCE
The following tests were performed on the digital implementation to characterize its performance:
A. Frequency Response
This test measured the frequency response of the DAC across the 151 and 2
nd Nyquist zone. The data is generated by configuring the DDS in a carrier only mode and sweeping the frequency from 1130 to 2240 MHz, in 25 MHz steps. An Agilent E444SA spectrum analyzer (PSA) measured the relative power of each tone, in both the 1 51 and 2 nd Nyquist zone. The results track the published frequency response of the Maxim 19692 DAC, in the "RF" mode.
B. Spurious Free Dynamic Range Test
This test measured the spurious free dynamic range (SFDR) of the DDS. The Agilent E444SA PSA measured the spectral output of 219 tones across L-band . Figure 2 shows the spectral output of the DDS, (y-axis) given the requested DDS output frequency (x-axis). The relative power of each spectral component, above the -SO dBc threshold, is denoted in color. sample clock spur to the left of the desired signal. Both spurs must be removed by additional analog filtering. Aside from this spur, the RRC filter in the transmitter is sufficient to meet the spectral confinement requirements. Figure 3 shows an in-band gain variation of approximately 2 dB. This variation is consistent with the frequency response of the Maxim 19692 DAC. This frequency response can be flattened with channel equalization filters on the output of the transmitter, which could also correct for the affects due to the follow-on analog circuitry. Even with the gain variation the measured error vector magnitude (EVM); for the 275
Msym/s QPSK, rate Y2 signal; is still under 2.5%.
E. DVB-S2 Interoperability
The Ka HDR waveform implementation must be interoperable with a certified DVB-S2 modem for commonly supported modes and rates. The transmitter in this paper was verified against two independent commercial offthe-shelf (COTS) modems: a Newtec NTC/2263 receiver, and an Efficient Channel Coding, Inc. (ECC) 3100 SkyPhy ASIC Evaluation receiver. Table 3 details the test matrix used to verify interoperability between the implementation described in this paper and commercially available DVB-S2 modes. Table 2 Phase noise requirement and measured values 
C. Carrier Phase Noise Test
This test measured the carrier phase noise of the DDS. Table 2 lists the phase noise values, using an Agilent E4448A PSA along with the Ka HDR waveform phase noise requirements. As detailed by the values in the table, the DDS phase noise satisfies the phase noise requirements.
D. Spectral Confinement
This test measured the Ka HDR waveform DVB-S2 spectral mask using an alpha = 0.35. An Agilent E4448A PSA was used to capture the spectrum, centered at 1.55 GHz, from the output of the transmitter. Figure 3 shows The DAC produces two constant spurs at its sample clock and Y2 its sample clock. These spurs are independent of the transmitter and are present even when the transmitter is disabled. Figure 3 highlights the Y2 DAC 60f7 
